HOME Corporate Product Verilog VHDL Link Contact Site map


型式74xx125ICのVerilog-HDLモデルです。


//
// Title        : (125) QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
// File name    : 125.v
// Date         : 2000/12/08  Ver1.0
// Company      : Future Technology Ltd.
//

//------------------------------------------------------------------------------
//  Module
//------------------------------------------------------------------------------

module U125(
            A,
            XG,
            Y
        );

    input   [3:0]   A;
    input   [3:0]   XG;
    output  [3:0]   Y;


    assign Y[0] = (XG[0]==1'b1)?Z:A[0];
    assign Y[1] = (XG[1]==1'b1)?Z:A[1];
    assign Y[2] = (XG[2]==1'b1)?Z:A[2];
    assign Y[3] = (XG[3]==1'b1)?Z:A[3];

endmodule



Back

HOME Corporate Product Verilog VHDL Link Contact Site map