HOME Corporate Product Verilog VHDL Link Contact Site map


型式74xx125ICのVHDLモデルです。


--
-- Title      : (125) QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
-- File name  : 125.vhd
-- Date       : 2000-12-08  Ver1.0
-- Company    : Future Technology Ltd.
--

-- use library --
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;

-- entity list --
entity U125 is
    port (
        A   :   in  std_logic_vector(3 downto 0);
        XG  :   in  std_logic_vector(3 downto 0);
        Y   :   out std_logic_vector(3 downto 0)
      );
end U125;

-- architecture --
architecture U125 of U125 is


begin

    Y(0) <= 'Z' when (XG(0)='1') else A(0);
    Y(1) <= 'Z' when (XG(1)='1') else A(1);
    Y(2) <= 'Z' when (XG(2)='1') else A(2);
    Y(3) <= 'Z' when (XG(3)='1') else A(3);


end U125;



Back

HOME Corporate Product Verilog VHDL Link Contact Site map